AArch64 CPU, architecture, and extension name parsing helpers.
Types
Name |
Description |
Alternate name mapping for a CPU or similar identifier. |
|
Information about a specific architecture version, e.g. V8.1‐A. |
|
Details of a specific CPU known to the AArch64 target parser. |
|
Dependency between two architecture extensions. |
|
Description of an architecture extension selectable via ‐march. |
|
Mutable set of enabled AArch64 architecture extensions and base arch. |
|
Function multi‐versioning feature metadata for one FMV spelling. |
Type Aliases
Name |
Description |
Bitset of enabled or touched AArch64 architecture extensions. |
Enums
Name |
Description |
AArch64 architecture profile kind. |
Functions
Name |
Description |
Print the list of supported AArch64 architecture extensions. |
|
Append all valid CPU and architecture names to |
|
Return the ‐target‐feature enable/disable string for |
|
Return the default architecture for CPU name |
|
Compute the CPU‐supports bitmask for the given FMV feature names. |
|
Return the ExtensionInfo for architecture extension |
|
Convert enabled extensions into LLVM ‐target‐feature name strings. |
|
Return the table of known function multi‐versioning (FMV) features. |
|
Compute the FMV priority bitmask for the given feature names. |
|
Return true if register X18 is reserved by default for triple |
|
Parse an architecture name as accepted by ‐march. |
|
Parse a name as defined by the Extension class in tablegen. |
|
Given the name of a CPU or alias, return the corresponding CpuInfo. |
|
Parse a name as defined by the FMVInfo class in tablegen. |
|
Print the subset of extensions currently enabled by |
|
Resolve a CPU alias to its canonical CPU name. |
|
Return the extension which has the given ‐target‐feature name. |
Created with MrDocs